# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/873,875	06/04/2001	Christophe de Dinechin	10011596-1	5117		
22879	7590 08/12/2004		EXAM	EXAMINER		
HEWLETT PACKARD COMPANY			VO, LI	VO, LILIAN		
P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER		
	INS, CO 80527-2400	INSTRATION	2127			

DATE MAILED: 08/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

				$\langle   A \rangle$
1		Application No.	Applicant(s)	Ø-
1		09/873,875	DE DINECHIN ET AL.	
Office Ad	tion Summary	Examiner	Art Unit	
		Lilian Vo	2127	
The MAILING Period for Reply	DATE of this communication ap	ppears on the cover sheet with t	he correspondence address	
A SHORTENED STATHE MAILING DATE  - Extensions of time may be after SIX (6) MONTHS fro  - If the period for reply spec  - If NO period for reply is sp  - Failure to reply within the Any reply received by the	OF THIS COMMUNICATION available under the provisions of 37 CFR 1 m the mailing date of this communication. ified above is less than thirty (30) days, a recified above, the maximum statutory perior set or extended period for reply will, by status.	LY IS SET TO EXPIRE 3 MON.  .136(a). In no event, however, may a reply by within the statutory minimum of thirty (30 d will apply and will expire SIX (6) MONTHS te, cause the application to become ABANDing date of this communication, even if timely	be timely filed ) days will be considered timely. from the mailing date of this communic ONED (35 U.S.C. § 133).	ation.
Status				
2a)☐ This action is 3)☐ Since this app	lication is in condition for allow	June 2001. is action is non-final. ance except for formal matters. Ex parte Quayle, 1935 C.D. 1		ts is
Disposition of Claims				
4a) Of the abo 5) ☐ Claim(s) 6) ☑ Claim(s) 1 - 2 7) ☐ Claim(s) 8) ☐ Claim(s)	2 is/are pending in the applicative claim(s) is/are withdr _ is/are allowed. 2 is/are rejected is/are objected to are subject to restriction and	awn from consideration.		
Application Papers				
10) The drawing(s  Applicant may to  Replacement d	not request that any objection to the rawing sheet(s) including the corre	ner.  ccepted or b) objected to by the drawing(s) be held in abeyance action is required if the drawing(s) in Examiner. Note the attached O	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.12	
Priority under 35 U.S.0	C. § 119			
12) Acknowledgme a) All b) S  1. Certifier 2. Certifier 3. Copies applica	ent is made of a claim for foreigome * c) None of: d copies of the priority docume d copies of the priority docume of the certified copies of the pr tion from the International Bure	nts have been received in Appliority documents have been rec	ication No ceived in this National Stage	9
Attachment(s)  1) Notice of References C 2) Notice of Draftsperson' 3) Information Disclosure Paper No(s)/Mail Date	s Patent Drawing Review (PTO-948) Statement(s) (PTO-1449 or PTO/SB/0		mary (PTO-413) ail Date mal Patent Application (PTO-152)	

Art Unit: 2127

#### **DETAILED ACTION**

1. Claims 1 - 22 are pending.

#### Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 7, 8 and 18 19 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- Claims 7, 8, 18 and 19 recite the limitation "the inconsequential registers" in page 11, line 1 and page 13, lines 1-2, respectively. There is insufficient antecedent basis for this limitation in the claim.

#### Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1 5, 9, 11 16, 20 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion).

Art Unit: 2127

7. Regarding claims 1 and 9, Bugion discloses a method of switching context on a processor (col. 4, lines 52 - 61), the method comprising:

saving and restoring the context under software control to memory (col. 4, lines 52 – 61: switching from and to between the HOS context and the VMM context is then carried out in the driver and in the virtual machine monitor, respectively. Col. 11, lines 30 – 52: any available memory space may be used to save context and actual storage and retrieval may be accomplished using any known technique); and

preventing the processor from changing the context while the context is being saved (col. 11, lines 30 - 52: total switch saves the state before setting it according to the target context. Col 17, lines 18 - 21: ensure that no interrupts occur during the switch).

Bugion did not clearly disclose the context is being saved and restored using an inconsequential register as temporary storage before switching. Instead, Bugion discloses that any available memory space may be used to save the information and actual storage may be accomplished using any known technique (col. 11, lines 39 - 41). It is obvious for one of an ordinary skill in the art, to relate the available memory with the inconsequential register because inconsequential register is just another type of storage (memory) that is not used by the host OS at the time of the interruption (as defined by applicants' specification page 6, lines 6 - 7). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made to modify Bugion's system to particularly use the inconsequential register instead of the available memory as disclosed in prior art as a storage.

Art Unit: 2127

Page 4

- 8. Regarding **claim 2**, Bugion disclose the inconsequential register (available memory) is used as a temporary storage in lieu of a privileged register (col. 11, lines 62 67: context refers to state that is set and restored during the switching including the privileged registers).
- 9. Regarding claim 3, Bugion discloses the context is saved at a predetermined interruption point (col. 10, lines 31 48, col. 17, lines 6 21).
- Regarding **claim 4,** Bugion discloses the context is switched between a host operating system and a virtual machine application (col. 4, lines 52 61: switching from HOS context to VMM context. Col 11, lines 30 52), the virtual machine application controlling the context switch (col. 11, lines 30 52: VMM handles directly all exceptions and interrupts that occur while executing in the VMM context. Col. 12, lines 20 24: the VMM completely takes over the machine and only voluntarily relinquishes control to the HOS).
- Regarding **claim 5**, Bugion discloses the inconsequential register is used to pass information to the virtual machine application (col. 11, lines 30 52: total switch saves HOS context to any available memory space and changes the address space to be mapped into the VMM context. Col. 16, lines 45 61).
- Claims 11 16, 20 and 22 are rejected on the same ground as stated above.

Art Unit: 2127

- 13. Claims 6 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion) as applied to claims 1 and 12 above, in view of Applicants' admitted prior art.
- 14. Regarding **claims 6 and 17**, Bugion did not clearly disclose the context switched is using an IA-64 processor. However, Bugion discloses the process of total context switching (col. 11, lines 30 52) that is done in virtual machine monitor (col. 4, lines 52 61), in which VMM can also provide architectural compatibility between different processor architectures by using known technique (col. 2, lines 21 36). Furthermore, an IA-64 processor is considered a well-known architecture as disclosed in Applicants' admitted prior art (specification page 1, paragraph 4). It would have been obvious for one of an ordinary skill in the art, to implement Bugion's system with an IA-64 processor because Bugion switches total context that uses VMM which capable of providing architectural compatibility between different processor architectures (col. 2, lines 21 36).
- Claims 7, 8, 10, 18, 19 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion) as applied to claims 6, 9, 17 and 20 above, in view of Yamaura et al. (US. Pat. Application Publication 2001/0008563, hereinafter Yamaura).
- Regarding **claims 7 and 8**, Bugion did not clearly disclose the temporary storage includes caller-save register or branch register. Nevertheless, Yamaura discloses a system that use link register (caller-save register) for holding an address of a source from which a subroutine call is

Art Unit: 2127

made and LI and LN registers (branch register, caller-save register) for holding branch destination addresses at a time of IRQ (page 6, paragraph 0110 and page 12, paragraph 209, page 5, paragraph 0082). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made, to particularly implement Bugion's system with Yamaura's teaching with the use of link register and/or branch register as a storage to hold the addresses of the current context information so that data can be accessed more quickly.

Page 6

- 17. Regarding **claim 10**, Bugion did not clearly disclose the context is restored by using a branch register to perform an indirect branch. Nevertheless, Yamaura disclose a system that use a plurality of registers for storing data to undergo operation processing which can be freely written/read to/from the registers (page 5, paragraph 0082). Furthermore, Yamaura discloses that LI and LN registers (branch register, caller-save register) are used for holding branch destination addresses at a time of IRQ (page 6, paragraph 0110 and page 12, paragraph 209, page 5, paragraph 0082). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made, to particularly implement Bugion's system with Yamaura's teaching with the use of branch register as a storage to hold the destination addresses at a time of IRQ when restoring the context so that processing can be resumed from last interrupt efficiently and quickly.
- 18. Claims 18, 19 and 21 are rejected on the same ground as stated above.

Art Unit: 2127

Conclusion

Page 7

19. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

20. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Lilian Vo whose telephone number is 703-305-7864. The

examiner can normally be reached on Monday - Thursday, 7:30am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Meng-Ai An can be reached on 703-305-9678. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lilian Vo

Examiner

Art Unit 2127

lν

August 5, 2004

MFNG-ALT AN

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100